Testing & Verification [Design Verification]
- Lecture-01:- Introduction
- Lecture-02:- Overview
- Lecture-03:- Verilog HDL
- Lecture-04:- Simulators
- Lecture-05:- Test Scenarios and Coverage
- Lecture-06:- Assertions
- Lecture-07:- AMBA APB - Case Study
- Lecture-08:- Binary Decision Diagrams (BDD)
- Lecture-09:- State Machines and Equivalence Checking
- Lecture-10:- Model Checking
- Lecture-11:- Bounded Model Checking
- Lecture-12:- Counter Example Guided Abstraction Refinement
No comments:
Post a Comment